PERFORMANCE ANALYSIS OF CRYPTOGRAPHIC VLSI DATA

T. Muthumanickam, Research Scholar, Vinayaka Missions Research Foundation, Deemed University, Salem, Tamilnadu, India
aswmuthu@yahoo.com

Dr. A. Nagappan, Principal, V.M.K.V. Engineering College, Salem, Tamilnadu, India
nags_slm@yahoo.com

T. Sheela, Research Scholar, Vinayaka Missions Research Foundation, Deemed University, Salem, Tamilnadu, India
sheelamuthu@gmail.com

Abstract— Cryptographic algorithms are more efficiently implemented in custom hardware than in software running on general-purpose processors. The hardware implementation approaches for the AES (Advanced Encryption Standard) Algorithm describes the design and performance testing Rijndael algorithm. Compared to software implementation, hardware implementations provide more physical security as well as higher speed. An optimized coding for the implementation of Rijndael algorithm for 256 bytes has been developed. The speed factor of the algorithm implementation has been targeted and a software code in verilog which boasts of a throughput of 2.18 Gb/sec has been developed. The architectural innovations that have been incorporated in the coding include lookup table for round key generation, which facilitates simultaneous execution of sub bytes, shift rows and mix columns and round key generation. This implementation will be useful in wireless security like military communication and mobile telephony where there is a greater emphasis on the speed of communication.

Keywords- Decryption, Encryption, FPGA, Security (key words)

I. INTRODUCTION

Cryptography is an ancient art and science of writing in secret code. In data and telecommunications, cryptography is necessary when communicating over any untrusted medium for e.g., network like Internet, high throughput applications, such as the encryption of the physical layer of internet traffic, require an ASIC that does not affect the data throughput. For example, software implementation of the Rijndael algorithm on a Pentium 200 Pro yields a throughput of around 100 Mbits/sec, which is too slow for high-end Internet routers.

A high performance, high throughput and area efficient VLSI architecture for Rijndael algorithm that is suitable for low cost silicon implementation is proposed. The architecture is optimized for high throughput in terms of the encryption and decryption data rates using pipelining. Polynomial multiplication is implemented using XOR operation instead of using multipliers to decrease the hardware complexity. Selective use of look-up tables and combinational logic further enhances the architecture’s memory optimization, area, and performance.

AES RIJNDAEL ALGORITHM

The proposed standard for the AES which is developed as a computer security standard that became effective on May 26, 2002 by NIST to replace the DES. The cryptography scheme is a symmetric block cipher that encrypts and decrypts 128,192 or 256 bit blocks of data. Lengths of 128, 192, and 256 bits are standard key lengths used by AES. All encryptions are done in a certain number of rounds, which varies between 10, 12, and 14, and it depends on the size of the block length and the key length chosen.

The main flow of the algorithm, as shown in Figure 1.1, uses many lookup tables and XOR operations. The algorithm accepts blocks of size 128, 192, or 256 bits. Independently, the key length can be 128, 192, or 256 bits as well. All encryptions are done in a certain number of rounds, which varies between 10, 12, and 14, and it depends on the size of the block length and the key length chosen. An encryption module is used to generate all the intermediate encryption data, and a separate key scheduling module is used to generate all the sub-round keys from the initial key.

Figure 1.1 Rijndael algorithm flow diagram.
Encryption is divided into four blocks:

Key Addition, Byte substitution, Shift row, Mix column

The key addition is byte XOR between the round key and the encryption data. The Shift Row and the Substitution modules involve mainly table lookups. The Mix Column module composes of XOR operations. The algorithm flow is shown in Figure 1.1. The Key Scheduling module is totally independent of the encryption module, and it also involves table lookups and XOR operations. There are a total of three sets of tables used by key scheduling and encryption. One of them is 256 bytes; one of them contains 30 bytes; the remaining one has 24 bytes of entries.

ARCHITECTURE OF RIJNDAEL ALGORITHM

The initial specification of the algorithm was implemented mainly in software, though it is designed for hardware implementation, the transition from software to hardware involves modifications. The main challenge in the hardware implementation is to maximize the encryption throughput while minimizing the area consumption. Maximizing the throughput will minimize the critical paths and solve the memory access conflicts.

The data unit of the architecture consists of the initial round of key addition, $N_r - 1$ standard rounds, and a final round. The architecture for a standard round composed of four basic blocks is shown in Figure 1.2. For each block, both the transformation and the inverse transformation needed for encryption and decryption respectively are performed using the same hardware resources. This implementation generates one set of subkey and reuses it for calculating all other subkeys in real-time.

BYTE SUBSTITUTION

In the architecture, each block is replaced by its substitution in an S-Box table consisting of the multiplicative inverse of each byte of the block state in the finite field $GF(2^8)$. In order to overcome the performance bottleneck, the implementation of multiplicative inverses is carried out using look-up tables (stored in a table of $8 \times 256$). The implementation shown in the Figure 1.3 includes the multiplication inverse with the affine mapping of the input in encryption process.

![Figure 1.2 Architecture of Standard Round in Data Unit](image1.png)

![Figure 1.3 Implementation of sub-byte transformation](image2.png)

Each individual blocks in the sub-byte transformation is shown in the following figures.

![Figure 1.4 Multiplier in galois field ($2^8$)](image3.png)
AFFINE TRANSFORMATION

Ordinary vector algebra uses matrix multiplication to represent linear transformations, and vector addition to represent translations. Using a trick, it is possible to represent both using matrix multiplication. The trick requires that all vectors are augmented with a “1” at the end, and all matrices are augmented with an extra row of zeros at the bottom, an extra column (the translation vector) to the right, and a “1” in the lower right corner. If \( A \) is matrix,

\[
\begin{bmatrix}
  \vec{y} \\
  1
\end{bmatrix} =
\begin{bmatrix}
  A & b \\
  0, \ldots, 0 & 1
\end{bmatrix}
\begin{bmatrix}
  \vec{x} \\
  1
\end{bmatrix}
\]

is equivalent to the following.

\[
\vec{y} = A\vec{x} + \vec{b}.
\]

Ordinary matrix-vector multiplication always maps the origin to the origin. Since the set of vectors with 1 in the last entry does not contain the origin, translations within this subset using linear transformation are possible. This is the homogeneous coordinates system. The advantage of using homogeneous coordinates is that one can combine any number of offline transformations into one by multiplying the matrices. This is used extensively by graphics software.

Affine Mapping:

\[
\text{Out}[i] = \text{In}[i] \oplus \text{In}[\text{mod}(i+4)] \oplus \text{In}[\text{mod}(i+5)] \oplus \text{In}[\text{mod}(i+6)] \oplus \text{CE}[i],
\]

where \( \text{CE} = 01100011 \) is a constant, leftmost bit being MSB.

Inverse Affine Mapping:

\[
\text{Out}[i] = \text{In}[\text{mod}(i+2)] \oplus \text{In}[\text{mod}(i+5)] \oplus \text{In}[\text{mod}(i+7)] \oplus \text{CD}[i].
\]

where \( \text{CD} = 00000101 \) is a constant, leftmost bit being MSB.

SHIFT ROW

In this transformation the rows of the block state are shifted over different offsets. The amount of shifts is determined by the block length. The proposed architecture implements the shift row operation using Combinational logic considering the offset by which a row should be shifted.

Inside Shift Row, the 256 bit data is broken down into four chunks. Each of the 64-bit chunks is called a roll and it contains eight bytes. Byte-wise cyclic shifts will be performed on each “row” (Figure 1.6), and the amount of shifts is determined by the block length through a simple table lookup (24 entries). Modulus 4, 6, and 8 operations determine the boundaries on which wrap around happens.

MIXCOLUMN

In this transformation each column of the block state is considered as a polynomial over GF (2^8). It is multiplied with a constant polynomial C(x) or D(x) over a finite field in encryption or decryption, respectively. In hardware, the multiplication by the corresponding polynomial is done by XOR operations and multiplication of a block by X. This is implemented using a multiplexer; the control being the MSB is 1 or 0. The equations implemented in hardware for MixColumn in encryption are as follows.

In encryption process,

\[
Y = \text{In}0 \oplus \text{In}1 \oplus \text{In}2 \oplus \text{In}3 \quad \text{and} \quad Z = Y.
\]

In decryption process, \( T0 = \text{In}0 \oplus \text{In}1 \oplus \text{In}2 \oplus \text{In}3 \), \( T1 = T0 \oplus [\text{In}2\text{Trans}(\text{In}2\text{Trans}(\text{In}0 \oplus \text{In}2))] \), and \( Z = T1 \oplus [\text{In}2\text{Trans}(\text{In}2\text{Trans}(\text{In}1 \oplus \text{In}3))] \).

Out0 = In0 \oplus [Y \oplus \text{In}2\text{Trans}(\text{In}0 \oplus \text{In}1)], Out1 = In1 \oplus [Z \oplus \text{In}2\text{Trans}(\text{In}1 \oplus \text{In}2)], Out2 = In2 \oplus [Y \oplus \text{In}2\text{Trans}(\text{In}2 \oplus \text{In}3)], and Out3 = In3 \oplus [Z \oplus \text{In}2\text{Trans}(\text{In}3 \oplus \text{In}0)].

Where, \( \text{In}2\text{Trans}(K) \) is the multiplication of the byte by X (hexadecimal value 02) over GF (28). In0 is the least significant 8 bits of a column of a matrix. Architecture of different units is shown, and the architecture of Mix Column transformation is shown in the Figure 1.7.

Figure 1.5 Multiplier In Galois Field (2^4)

Figure 1.6 Block diagram of shift row (only one of four eight-byte row)

Figure 1.7 Computation of x,y of mix column
Figure 1.8 Block diagram of mix column (only 0 byte calculation is shown)

Figure 1.9 Multiplication by x (hex 02)

Figure 1.10 Architecture of mix column for 128 bits

Figure 1.11 Add round key transformation

ARCHITECTURE FOR KEY SCHEDULING

In the key scheduling module, the initial key is expanded and the generated round keys are stored in four 32-bit registers. Both the forward and reverse key scheduling are done in the same device. The ByteSub required in the key expansion unit is implemented using the S-Boxes. Four S-Boxes are needed for a 128-bit key and 128-bit data block implemented using 8×256 ROM cells. Multiplexers are used as a control signal to distinguish between the initial key and the round key (obtained from the initial key using a “key expansion unit”). The least significant 32 bits of the 128-bit key is cyclically shifted to the left by a byte, implemented using combinational logic.

The resulting word after the left shift operation is sent through the S-boxes and the affine mapping operation, in order to perform ByteSub. The key resulting from the ByteSub is XORed with the Round Constant (RCON). In this architecture, the round constant is generated using the combinational logic. The round constant should be symmetric with the round key being generated.

Figure 1.12 Block diagram of key addition unit

ADDPER Round

In this transformation (architecture represented in Fig. 1.11), the round key obtained from the key scheduler is XORed with the block state obtained from the MixColumn transformation or ShiftRow transformation based on the type of round being implemented. In the standard round, the round key is XORed with the output obtained from the MixColumn transformation. In the final round the round key is XORed with the output obtained from the ShiftRow transformation. In the initial round, bitwise XOR operation is performed between the initial round key and the initial state block.
The total number of round constants that need to be generated is equal to the number of rounds. The round constant is obtained in real-time by multiplying the previous round constant by X. This is amenable for implementation in the hardware using XOR operations. For the reverse key scheduling, the last round key should be generated with forward key scheduling for the first time. The last round key is expanded to generate the reverse round keys. Decryption requires more cycles than encryption because it needs pre-scheduling to generate the last key value. Since the Rijndael algorithm allows different key lengths and block lengths, each round key is carefully set to have the same length as the data block. In the case where key length and the block length are not equal, previous, current and also the next round keys are needed in order to generate the appropriate set of round keys that are fed into the encryption module, which is performed by a “key alignment unit”.

II. DATAPATH BREAKDOWN

The datapath can be broken down into three parts. In the first part, the 256-bit key is separated into four 64-bit “rows,” and the lowest byte of each “row” is used as the address to access the S-box. The returned 8-bit result is XOR with the original byte to produce the new byte. For parallel access the S-box is duplicated four times.

The second part involves XOR between the zeroth byte with the round constant. A pointer, which increments every clock cycle, is used as an address to access the 30-entry round constant table for the round constant.

The third part involves 256-bit data is again broken down into four “rows” of 64 bits each. Each “row” contains eight bytes, and each byte is XORed with the previous byte in a sequential manner. Since the datapath is slightly different for Key Length of 256 bits, a MUX is used for the selection of the fourth byte and is controlled by the key length.

Key Alignment

Since the Rijndael algorithm allows different key lengths and block lengths, each subkey is carefully set to have the same length as the data do. From the specification of the algorithm, the original key is used to generate a sequence of the entire sub-key stream, and chunks of sub-keys are selected for the encryption module according to the block length. This algorithm works if we have a buffer storage in our design to store the whole sub-key sequence, but is not applicable to our implementation. In the case of 128-128 (block-key), 192-192, and 256-256 the generated sub-keys could be fed into the encryption module directly with any reorganization.

However, in the case of 256-128, since both the encryption and key-scheduling modules are sharing the same clock, it means that the key-scheduling module has to create two set of 128-bit sub-keys to combined for the 256-bit sub-key for the encryption module. On the other hand, in the case of 192-128, the original 128-bit keys are used for the lower 128 bits of the sub-key fed to the encryption module. Then the 128-bit key goes through the key-scheduling module to generate the next set of 128-bit sub-key. The lower half of this key is used as the upper 64 bits of the first sub-key fed into the encryption module, and the upper half is used for the next sub-key. In this case we will sometimes need to access the next sub-key and sometimes the previous sub-keys.

III. CONCLUSION

It is evident that the Rijndael’s S-Boxes are the dominant element of the round function in terms of required logic resources. Each Rijndael round requires sixteen copies of the S-Boxes, each of which is an 8-bit×8-bit look-up-table, requiring more hardware resources. However, the remaining components of the Rijndael round function—byte swapping, constant multiplication by an element of Galois Field, and key addition were found to be simpler in structure, resulting in these elements of the round function requiring fewer hardware resources.

Additionally, it was found that the synthesis tools could not minimize the overall size of a Rijndael round sufficiently to allow for a fully unrolled or fully pipelined implementation of the entire ten rounds of the algorithm within the target FPGA. Partially pipelined implementation
with one sub-pipeline stage provided one area-optimized solution. As compared to a one-stage implementation with no sub-pipelining, the addition of a sub-pipeline stage afforded the synthesis tool greater flexibility in its optimizations, resulting in a more area efficient implementation. The 2-stage loop unrolling was found to yield the highest throughput when operating in FeedBack (FB) mode.

Since the design is based on one clock cycle for each encryption round, the memory modules had to be duplicated. For example, in the ByteSub, the S-boxes need to be duplicated 16 times. Consequently, the choice of memory architecture is very critical. Since all the table entries are fixed and defined in the standard, the usage of ROM is preferred. Specifically, the architecture requires several small ROM modules instead of one large module, since each lookup will only be based on a maximum of 8-bit address, which translates to 256 entries.

Here the implemented multiplicative inverse function using the look-up table of size 8×256. We have a total of 20 copies of the S-boxes in our design; 16 of them in encryption module and 4 in the key scheduling module.

IV. DESIGN FLOW

The proposed architecture was implemented using the CADENCE virtuoso layout design tool. The method adopted was a custom designed at the transistor level based on a custom cell library of 0.35µ CMOS primitive standard cells. A hierarchical approach was followed in the implementation. The layout for each module was generated and later integrated to obtain the final chip. The generated netlist was then simulated with HSPICE using the MOSIS CMOS model. Once the creation of layout design is finished, the I/O pins have to be added to the circuit. The design layouts of different architectural units are shown in the Figure 4.1.

Figure 4.1 Screenshot showing detailed timing report.

Synthesis results of AES Rijndael Algorithm

The results of a configuration that was used during simulation/synthesis iterations.

Figure 4.2 Synthesized results
REFERENCES


